|Registers / SYSCON Register description|
The bits in this register (BOD_PD and WDTOSC_OD) can be programmed to control aspects of Deep-sleep and Power-down modes. The bits are loaded into corresponding bits of the PDRUNCFG register when Deep-sleep mode or Power-down mode is entered.
|3||BOD_PD||BOD power-down control for Deep-sleep and Power-down mode||1|
|6||WDTOSC_PD||Watchdog oscillator power-down control for Deep-sleep and Power-down mode. Changing this bit to powered-down has no effect when the LOCK bit in the WWDT MOD register is set. In this case, the watchdog oscillator is always running.||1|
© NXP N.V. 2014. All rights reserved.