|System control and clock configuration (SYSCON)|
The PLL creates a stable output clock at a higher frequency than the input clock. If you need a main clock with a frequency higher than the 12 MHz IRC clock, use the PLL to boost the input frequency.
© NXP N.V. 2014. All rights reserved.