|Registers / Pin interrupt/pattern match engine register description|
This register contains ones for pin interrupts selected in the PINTSELn registers (see SYSCON PINTSEL addressOffset = 0x178) on which a falling edge has been detected. Writing ones to this register clears falling edge detection. Ones in this register assert an interrupt request for pins that are enabled for falling-edge interrupts. All edges are detected for all pins selected by the PINTSELn registers, regardless of whether they are interrupt-enabled.
|7:0||FDET||Falling edge detect. Bit n detects the falling edge of the pin selected in PINTSELn. Read 0: No falling edge has been detected on this pin since Reset or the last time a one was written to this bit. Write 0: no operation. Read 1: a falling edge has been detected since Reset or the last time a one was written to this bit. Write 1: clear falling edge detection for this pin.||0||R/W|
© NXP N.V. 2014. All rights reserved.